

# (12) UK Patent Application (11) GB (11) 2 338 311 (13) A

(43) Date of Printing by UK Office 15.12.1999

(21) Application No 9916835.3

(22) Date of Filing 20.11.1997

(86) International Application Data  
PCT/JP97/04227 Jp 20.11.1997

(87) International Publication Data  
WO99/27375 Jp 03.06.1999

(71) Applicant(s)  
Advantest Corporation  
(Incorporated in Japan)  
32-1, Asahi-cho, 1-chome, Nerima-ku, Tokyo 179-0071,  
Japan

(72) Inventor(s)  
Yoshihiro Hashimoto

(74) Agent and/or Address for Service  
Marks & Clerk  
Alpha Tower, Suffolk Street Queensway,  
BIRMINGHAM, B1 1TT, United Kingdom

(51) INT CL<sup>6</sup>  
G01R 31/26 31/28


(52) UK CL (Edition Q)  
G1U UR3126 UR3128

(56) Documents Cited by ISA  
JP 610228369 A JP 090080114 A JP 060160487 A  
Japanese Utility Model 155218/1984 (Advantest)  
14.05.1986

(58) Field of Search by ISA  
INT CL<sup>6</sup> G01R 31/26 31/28  
Jitsuyo Shinan Koho 1940-1996; Kokai Jitsuyo Shinan  
Koho 1971-1998; Toroku Jitsuyo Shinan Koho  
1994-1998; Jitsuyo Shinan Toroku Koho 1996-1998

(54) Abstract Title  
IC testing device

(57) An IC testing device in which a current detecting resistor is connected between the power terminal of an IC to be tested on the current flow-out side and a common potential point, a short-circuit switch is connected in parallel with the current detecting resistor, a large current which flows in the operating mode of the IC is bypassed through the short-circuit switch, and the voltage generated at the current detecting resistor is measured to find the current flowing in the stop mode of the IC. When the found current value is larger than a specific value the IC is judged to be defective. A voltage comparator which monitors the voltage generated at the current detecting resistor is provided in a circuit which turns off the short-circuit switch. A control means which turns on the short-circuit switch when the voltage comparator detects that the voltage at the current detecting resistor becomes higher than the specific value, and a delay control means which gradually turns off the short-circuit switch are provided.



GB 2 338 311 A




FIG. 1






FIG.2






FIG.5




FIG.6

## IC TESTING APPARATUS

TECHNICAL FIELD

5 The present invention relates to an IC testing apparatus which measures a current flow of a power supply to a semiconductor integrated circuit element constructed by a MOS type circuit to determine whether the element has a defect or not.

BACKGROUND OF THE INVENTION

10 A MOS type circuit has a feature that it consumes a current only when an active element therein inverts its state, while there flows merely an infinitesimal current such as a current flowing through an insulation resistance or so when all of active elements are in their quiescent state.

15 A testing method has been heretofore known, which comprises the steps of measuring a power supply current flowing through a semiconductor integrated circuit element constructed by a MOS type circuit in its quiescent state, and determining the presence of a short-circuit failure or an open-circuit failure in the  
20 semiconductor integrated circuit element depending on whether the measured value of the power supply current is greater than a prescribed value or not, thereby determining whether the semiconductor integrated circuit element has a defect or not.

Fig. 4 shows an example of the conventional testing method.  
25 An IC under test 11 has a power supply terminal 11A connected to a power supply circuit 12 which in turn supplies to the power supply terminal 11A a power supply voltage  $V_{dd}$  which has been prescribed for the IC under test 11, and a power supply terminal 11B of the IC under test 11 through which a current flows out of  
30 the IC under test 11 is connected to a common potential point COM.

The power supply circuit 12 comprises an operational amplifier 12A, and a digital-to-analog (D/A) converter 12B operating as a voltage source, which is arranged to be capable of  
35 supplying a current  $I_P$  (see Fig. 5) consumed in a pulse-like manner by the IC under test 11 without any delay.

Specifically, a voltage which is the same as the voltage  $V_{dd}$  to be applied to the power supply terminal 11A of the IC under test 11 is applied from the D/A converter 12B to the non-inverting

input terminal of the operational amplifier 12A. An output terminal of the operational amplifier 12A is connected through a current measurement means 13 to a sensing point SEN, thereby to apply the power supply voltage Vdd to the power supply terminal 11A of the IC under test 11 through the sensing point SEN as well as to feed a voltage at the sensing point SEN back to the inverting input terminal of the operational amplifier 12A.

With the above circuit construction of the power supply circuit 12, by generating the power supply voltage Vdd to the IC under test 11 from the D/A converter 12B to supply the voltage Vdd to the non-inverting input terminal of the operational amplifier 12A, the operational amplifier 12A performs a feedback operation such that the voltage V1 at the sensing point SEN coincides with the voltage Vdd applied to the non-inverting input terminal of the operational amplifier 12A, and this feedback operation continues to supply the voltage Vdd to the power supply terminal 11A of the IC under test 11.

A current detecting resistor Ri is connected between the output terminal of the operational amplifier 12A and the sensing point SEN, and a voltage produced across the current detecting resistor Ri is measured, thereby to measure a current Idd passing through the IC under test 11. In this example, a measurement of the current Idd (see Fig. 5) when the IC under test 11 is in its quiescent state will be described. Since the current Idd which flows under the quiescent state is of the order of several microamperes ( $\mu A$ ) to several tens of  $\mu A$ , the resistance of the current detecting resistor Ri will be as high as the order of 100 kilohms ( $k\Omega$ ). Accordingly, two diodes D1 and D2 are connected in parallel with the current detecting resistor Ri to bypass the current Ip that flows when the IC under test 11 is turned to be operative.

A voltage produced by the current Idd flowing through the current detecting resistor Ri is at most of the order of several tens of millivolts (mV). Accordingly, within a range of voltages produced by the current Idd to be measured, the diodes D1 and D2 maintain their off state. The voltage produced across the current detecting resistor Ri is taken out by a subtraction circuit 13A and given to an output terminal 13B. The voltage VM supplied to the output terminal 13B undergoes an analog-to-digital (A/D) conversion in an A/D converter, for example, and the current Idd is

calculated or computed from the value of the voltage  $V_M$ . If the calculated current  $I_{dd}$  is greater than a prescribed value, that IC is determined to be defective (failure) or non-conforming article. The measurement of the current  $I_{dd}$  is carried out by inputting a test pattern signal to input terminals 11C of the IC under test 11 and setting the inside of the IC to various quiescent modes, and if the measured values of the current  $I_{dd}$  are less than the prescribed value in all of the quiescent modes, the IC is determined to be conforming or pass article.

As noted, this power supply circuit 12 consumes the current  $I_P$  in a pulse-like manner when the IC under test 11 is turned to be operative. Though the current  $I_P$  is supplied from the power supply circuit 12 constituted by the operational amplifier 12A, a delay or lag is produced in a response of the operational amplifier 12A because a large current (several mA to several tens of mA) flows transiently through the operational amplifier 12A. For this reason, a technique or procedure has been adopted, which connects a smoothing capacitor C1 having a relatively large capacitance to the output side of the power supply circuit 12, thereby to compensate for a reduction in the voltage/current accompanied by the response lag of the power supply circuit 12.

As discussed above, the necessity of connecting the smoothing capacitor C1 having a large capacitance results in that when there occurs any slight noise at the sensing point SEN, a noise current  $I_{c1}$  flows through the smoothing capacitor C1. Since the noise current  $I_{c1}$  is supplied from the current measurement means 13, it may interfere with the measurement of the current  $I_{dd}$ .

Consequently, the recent trend is toward use of a technique or procedure as shown in Fig. 6 in which a current detecting resistor  $R_i$  is connected between the power supply terminal 11B of the IC under test 11 through which any current flow is taken out of the IC under test 11 and a point of common potential (COM), and a voltage produced across this current detecting resistor  $R_i$  is measured, thereby to calculate or compute the current  $I_{dd}$ .

In this case, a short-circuit switch 14 is connected in parallel with the current detecting resistor  $R_i$ . This short-circuit switch 14 is controlled to turn on upon an inverting operation of the IC under test 11, and a large current  $I_P$  occurring at that time



is to be bypassed through the short-circuit switch 14. For this end, a transistor called DMOS or the like is used as the short-circuit switch 14, the transistor being capable of operating at a high-speed and yet exhibiting a low resistance when it turns on.

5        With the circuit construction shown in Fig. 6, the quiescent current  $I_{dd}$  (current flow in quiescent state of the IC under test) hardly changes even if there is some variation in the power supply voltage, provided that the voltage of the power supply circuit 12 remains at a voltage equal to or higher than a fixed value. In  
10       other words, there is obtained an advantage that the quiescent current  $I_{dd}$  can be measured in a stable condition without being influenced by the noise current passing through the smoothing capacitor C1.

15       On the other hand, however, if a relatively large current should flow through the current detecting resistor  $R_i$  due to that the short-circuit switch 14 turns off at too earlier timing or that a short-circuit failure or the like occurs within the IC under test 11, thereby to produce the current  $I_{dd}$  which is larger than the  
20       prescribed value, or the like, a high voltage is produced across the current detecting resistor  $R_i$  to raise the voltage at the power supply terminal 11B through which any current flow is taken out of the IC under test 11. In addition, if a wiring used to connect the short-circuit switch 14 has an inductance component, there is a  
25       possibility that the flow of a pulse-like current of a substantial magnitude through the inductance component may produce a spike noise, which results in a damage on the IC under test 11. For this reason, an arrangement is such that a diode D3 is connected in parallel with the current detecting resistor  $R_i$ ,  
30       thereby to prevent the voltage at the power supply terminal 11B from abnormally rising due to a spike noise or the like.

35       Moreover, when the diode D3 is connected in such manner, there is a disadvantage that since a diode generally has an off capacitance component due to the PN junction thereof (a capacitance when the diode is in off state), if a spike current is charged in the off capacitance of the diode D3 by a noise voltage or the like under the off state of the short-circuit 14, the discharge path of the off capacitance of the diode D3 will be only the current detecting resistor  $R_i$ , which results in a long discharge time

duration needed by the diode D3. Stated differently, the measurement of the current  $I_{dd}$  must be done after the discharge of the diode D3 has completed, resulting in a drawback that it takes much time duration to measure the current  $I_{dd}$ .

5        It is an object of the present invention to provide an IC testing apparatus which is capable of eliminating above-mentioned disadvantages, and measuring a quiescent current  $I_{dd}$  of an IC under test flowing therethrough when the IC is in its quiescent state safely and at high-speed, thereby to determine whether the  
10       IC is conforming (pass) or non-conforming (failure) article.

### DISCLOSURE OF THE INVENTION

      In accordance with the present invention, there is provided an IC testing apparatus in which a current detecting resistor is  
15       connected between a power supply terminal of an IC under test through which any current flow is taken out and a point of common potential, a short-circuit switch is connected in parallel with the current detecting resistor, under the condition that a large current is consumed by the IC under test, the large current  
20       is bypassed by the short-circuit switch, while the short-circuit switch is off, a voltage produced across the current detecting resistor is measured, and a current of the IC under test during its quiescent state is measured on the basis of the measured voltage, thereby to determine whether the IC is conforming or non-  
25       conforming article depending on whether or not the value of the measures quiescent current is equal to or less than a predetermined value, and comprises: control means for detecting, in a control mode in which the short-circuit switch is controlled to its off state, the rising of a voltage produced across the current  
30       detecting resistor to or above a predetermined value, thereby to perform a control in which the short-circuit switch is returned to its on state; and delay control means provided in a control circuit which controls the short-circuit switch from its on state to its off state, and for delaying the inverting operation of the short-circuit  
35       switch from on state to off state to cause the short-circuit switch to be gradually turned to its off state.

      With the above construction of the IC testing apparatus according to the present invention, the provision of the control means which returns the short-circuit switch to its on state

whenever the rising of the voltage produced across the current detecting resistor to or above a predetermined value is detected as the short-circuit switch is controlled to be off allows the occurrence of a high voltage across the current detecting resistor to be prevented by returning the short-circuit switch to its on state if the IC under test contains an internal failure to produce an influence of a short-circuit failure under a signal condition which is input to the IC under test which would cause a value of the power supply current which is in excess of a predetermined value, whereby the turn-off of the short-circuit switch would cause the rising of the voltage across the current detecting resistor to an abnormal value.

Consequently, the occurrence of a malfunctioning or any damage of the IC under test can be prevented. In addition, since in accordance with the present invention, delay control means is provided which causes a gradual delay in the operation of the short-circuit switch being controlled to be off as it is controlled to be off, the operation of the control means which returns the short-circuit switch to its on state in the event of a voltage produced across the current detecting resistor exceeding a prescribed value when the short-circuit switch is controlled to be off can be performed with a high accuracy. As a consequence, a further assurance against the occurrence of the situation in which a voltage produced across the current detecting resistor may fluctuate largely is provided, thus yielding an advantage that the occurrence of the accidents such as the malfunctioning, destruction or the like of the IC under test can be prevented in twofold manner.

The present invention further proposes an IC testing apparatus having a plurality of parallel short-circuit switches. With an arrangement including a plurality (N) of parallel short-circuit switches, the inductance of a wiring which connects an IC under test to the short-circuit switches will be reduced by a factor of N, thus sufficiently minimizing spike noises which may be produced by the inductance.

Furthermore, in accordance with the present invention, a plurality of current detecting resistors are provided, which are selectively connected in circuit by a range changing switch, thereby providing an advantage that a current measuring range

which is appropriate to the measurement of a current through the IC under test can be selected.

The present invention is further provided with decision means which samples a voltage produced across the current  
5 detecting resistor at a given time interval when the short-circuit switch is in its off state and which determines if the IC under test is conforming or non-conforming article depending on whether a variation of respective sample value is equal to or above or equal  
10 to or less than a prescribed value, thus providing an advantage that it is possible to determine if the IC under test is conforming or non-conforming article in a relatively short time interval.

Thus, if a decision technique is employed which determines whether the IC under test is conforming or non-conforming article by seeing whether or not a voltage produced across the current  
15 detecting resistor has exceeded a prescribed value, time must be spent to monitor whether or not the voltage produced across the current detecting resistor reaches the prescribed value. This takes time until a result of decision is rendered, resulting in a disadvantage that the test requires an increased length of time.  
20 By contrast, according to the present invention, this point is improved in that a variation in the value of the voltage produced across the current detecting resistor is monitored through the plurality of samplings. If a variation of the respective sample value is equal to or less than a prescribed value, this means that  
25 the rate-of-rise is low, indicating that a final value will be low, thus providing an advantage that a decision of conforming or non-conforming article can be made within a relatively short time interval.

### 30 BRIEF DESCRIPTION OF THE DRAWINGS

Fig. 1 is a circuit diagram illustrating an embodiment of the IC testing apparatus according to the present invention;

Fig. 2 is a waveform diagram illustrating the operation of the IC testing apparatus according to the present invention;

35 Fig. 3 is a plan view illustrating the layout of short-circuit switches where a plurality of short-circuit switches as shown in Fig. 1 are provided;

Fig. 4 is a circuit diagram illustrating a prior art;

Fig. 5 is a waveform diagram illustrating the operation of

Fig. 4; and

Fig. 6 is a circuit diagram of another example of the prior art.

5 BEST MODES FOR CARRYING OUT THE INVENTION

Fig. 1 shows an embodiment of the IC testing apparatus according to the present invention. Parts or portions in Fig. 1 corresponding to those shown in Figs. 4 and 6 are shown by the same reference characters affixed thereto. The present invention is characterized in: in an IC testing apparatus in which a current detecting resistor  $R_i$  and a short-circuit switch 14 are connected in parallel between a power supply terminal 11B of an IC under test 11 through which any current flow is taken out and a point of common potential COM, and wherein under the condition that a large current is consumed by the IC under test 11, the short-circuit switch is controlled to its on state, while in a quiescent state of the IC under test, the short-circuit switch 14 is controlled to be its off state to measure a voltage produced across the current detecting resistor  $R_i$ , and a current  $I_{dd}$  which flows through IC under test is calculated from the voltage value to determine whether the IC under test is conforming or non-conforming article depending on the current value,

that control means 15 is provided, which detects, in a control mode in which the short-circuit switch 14 is controlled to its off state, the rising of a voltage produced across the current detecting resistor  $R_i$  to or above a predetermined value, thereby to perform a control in which the short-circuit switch 14 is returned to its on state; and

that there is provided delay control means 16 provided in a control circuit which controls the short-circuit switch 14 from its on state to its off state, the delay control means 16 controlling the inverting operation of the short-circuit switch 14 from on state to off state by a voltage signal gradually varying in its voltage.

The control means 15 may comprise an operational amplifier 15A, a voltage source 15B for generating a comparison voltage  $V_R$ , a latch circuit 15C and a gate circuit 15D. The operational amplifier 15A has an inverting input terminal to which a voltage  $V_{ss}$  generated at the power supply terminal 11B of an IC under test 11 is supplied, and a non-inverting input

terminal to which the comparison voltage  $V_R$  from the voltage source 15B is supplied. The comparison voltage  $V_R$  is selected to be a voltage lower than a voltage on which the IC under test begins to malfunction (erroneously operate) as the voltage  $V_{SS}$  at the power supply terminal 11B of the IC under test 11 rises, for example, of the order of several mV, whereby the operational amplifier 15A continues to output an H logic in normal condition whether the short-circuit switch 14 is either of its on state or its off state. By contrast, in an abnormal condition, the voltage  $V_{SS}$  at the power supply terminal 11B goes to a voltage higher than the comparison voltage  $V_R$ , whereby the logical value of the output of the operational amplifier 15A falls to L logic.

Each time a measurement signal  $S_{MES}$  (Fig. 2C) which is inputted from a terminal  $T_{X1}$  rises up, the latch circuit 15C reads therein the output status or H logic at the output of the operational amplifier 15A. Accordingly, the latch circuit 15C outputs an H logic from its output terminal Q to supply the H logic to one input terminal of the gate circuit 15D. Since the measurement signal  $S_{MES}$  is inputted to the other input terminal of the gate circuit 15D, the gate circuit 15D outputs a signal of H logic as long as the measurement signal  $S_{MES}$  remains at its H logic, and outputs an L logic when the measurement signal  $S_{MES}$  falls to its L logic.

The signal outputted from the control means 15 is supplied to the delay control means 16 which is constituted by an inverter 16A, a time constant circuit 16B and a diode 16C which blocks a reverse current flow. Under the condition that the large current flows through the IC under test 11, the measurement signal  $S_{MES}$  is maintained at its L logic. Accordingly, this L logic signal is inverted in polarity to H logic in the delay control means 16 before it is applied to the gate of the short-circuit switch 14, and the short-circuit switch 14 is maintained in its on state. As a result, under this condition, the large current which flows through the IC under test 11 passes to the point of common potential COM through the short-circuit switch 14.

Now, the operations with respect to the control means 15 and the delay control means 16 will be described in succession. Under the condition that the control means 15 outputs an H logic, the short-circuit switch 14 is controlled to its off state. When the

measurement signal  $S_{MES}$  is inverted to its L logic under this condition, the output  $V_{CON1}$  of the control means 15 falls to its L logic. The delay control means 16 inverts the polarity of this L logic signal on the output  $V_{CON1}$ , thereby to raise a potential of the input of the time constant circuit 16B to its H logic. As a result, the reverse flow blocking diode 16C is caused to be conductive by the voltage having the H logic, thereby rapidly charging a capacitor which constitutes the time constant circuit 16B. Accordingly, an output signal from the delay control means 16 rises up without any time lag, in the case that it is inverted to its H logic, at the same time when the measurement signal  $S_{MES}$  falls to its L logic.

By contrast, when the measurement signal  $S_{MES}$  rises to its H logic, the output of the control means 15 rises to its H logic. As a result, the output from the inverter 16A which constitutes the delay control means 16 falls to the L logic, but, at this time, the positive charges already charged in the capacitor which constitutes the time constant circuit 16B are prevented from being absorbed into the inverter 16A by the diode 16C, and are gradually discharged through a resistor which constitutes the time constant circuit 16B. Accordingly, by setting the resistance value of the resistor to a high resistance value, it is possible to cause a voltage  $V_{CON2}$  already charged in the capacitor to be gradually decreased, as shown in Fig. 2G.

In this manner, in a mode in which the control voltage  $V_{CON2}$  applied to the gate electrode of short-circuit switch 14 is controlled to turn the short-circuit switch 14 off, a delayed control takes place so that the voltage  $V_{CON2}$  is gradually returned to zero, thereby allowing a switching from the condition in which a large current flows as the power supply current  $I_{dd}$  through the IC under test 11 to a condition in which the short-circuit switch 14 is turned off after being stabilized in a quiescent mode. As a consequence, the short-circuit switch 14 can be controlled to its off state while suppressing the occurrence of a high voltage across the current detecting resistor  $R_i$ , allowing the control means 15 to be operated in a stable manner.

Additionally, the present invention proposes the provision of a plurality of short-circuit switches  $14_1 \sim 14_n$  for the short-circuit switch 14. When the plurality of short-circuit switches  $14_1 \sim 14_n$

are provided, an inductance component which occurs in the wiring which connects between the power supply terminal 11B of the IC under test 11 and the short-circuit switches  $14_1 \sim 14_n$  can be reduced. When the number of short-circuit switches  $14_1 \sim 14_n$  is equal to N, the inductance component can be reduced by a factor of N in comparison to the use of a single short-circuit switch. By allowing the inductance component to be reduced in this manner, when a relatively large current passes through short-circuit switches  $14_1 \sim 14_n$  as the IC under test is operated, the occurrence of spike noises, for example, which may be produced by the inductance component can be suppressed, providing an advantage that an accident of destructing an IC under test 11 may be prevented.

Fig. 3 shows a construction in which the short-circuit switches  $14_1 \sim 14_n$  are laid out. In this example, the plurality of short-circuit switches  $14_1 \sim 14_n$  are disposed around an IC socket 18 on which the IC under test is mounted, thus minimizing the length of wiring for the respective short-circuit switches  $14_1 \sim 14_n$  as short as possible.

In the example shown in Fig. 1, there is shown a construction in which two of current detecting resistors,  $R_{i1}$  and  $R_{i2}$ , are provided, which are selectively connected to the point of common potential COM through range changing switches 22A, 22B. A range signal 1 and a range signal 2 are applied from terminals  $T_{x2}$  and  $T_{x3}$  to the gates of the range changing switches 22A and 22B to control them so that either one is turned on, thus selectively connecting the current detecting resistors  $R_{i1}$  and  $R_{i2}$  between the power supply terminal 11B and the point of common potential COM.

23 represents a code conversion means which converts the range signal 1 and the range signal 2 into a signal which is suitable to be fed to the range changing switches 22A and 22B. The range signal 1 and the range signal 2 are input to input terminals  $D_y$  and  $D_z$  of a memory 13C which is provided in the current measurement means 13, allowing the selected range condition to be stored in the memory 13C. 24 represents a level conversion means which translates the control voltage  $V_{CON2}$  outputed from the delay control means 16 into a signal which is written into the memory 13C in the current measurement means



13.

In the present example, the current measurement means 13 may comprise an AD converter 13B which effects an AD conversion of the voltage produced across the current detecting resistor  $R_{i1}$  and  $R_{i2}$ , the memory 13C which receives and stores the voltage value obtained by the AD conversion in the AD converter 13B and a controller 13D which controls the memory 13C and the AD converter 13B. As shown in Fig. 2, a plurality of start signals  $S_1$ ,  $S_2$ ,  $S_3$  are applied to the controller 13D for executing an operation that a voltage produced across the current detecting resistor  $R_{i1}$  or  $R_{i2}$  is AD converted and received a plurality of times.

Sample data that is stored by the memory 13C is read out into decision means 25, calculating differences between respective samples. If the difference value happens to be equal to or greater than a predetermined value, it is determined that a current value passing through the current detecting resistor  $R_{i1}$  or  $R_{i2}$  is high, rendering a decision for a failure product. If difference values between respective samples are less than a preset value, it is determined that the current value passing through the current detecting resistor  $R_{i1}$  or  $R_{i2}$  is small, rendering a decision for a conforming article. This decision is executed in any quiescent mode by applying a variety of pattern signals to the IC under test 11 as indicated in Fig. 2.

In the quiescent mode having a test period  $T_1$  shown in Fig. 2, the voltage  $V_{ss}$  produced at the terminal 11B is low, and hence a decision for the conforming article is rendered.

During the test period  $T_2$  when the short-circuit switches  $14_1 \sim 14_n$  return to their off state, the current  $I_{dd}$  passing through the IC under test 11 is greater than the current value in the quiescent mode, and hence the voltage  $V_{ss}$  rises rapidly and the rise of the voltage  $V_{ss}$  is detected by the control means 15 to output an L logic signal (Fig. 2F), whereby the short-circuit switches  $14_1 \sim 14_n$  are returned to their on states, thus suppressing the rise of the voltage  $V_{ss}$ . In this instance, a signal ERR (Fig. 2I) having an H logic is written into the input terminal  $D_x$  of the memory 13C, and accordingly, the test period for which the ERR is read out is determined to be failurey.

During the test period  $T_3$ , the rate of rise of the voltage  $V_{ss}$  at the power supply terminal 11B is higher than a prescribed

value, whereby a decision is rendered that a final current value (to which the current  $I_{dd}$  will be stabilized after a prolonged length of time) will be higher than the prescribed value.

5    INDUSTRIAL AVAILABILITY

As discussed above, in accordance with the present invention, the provision of the control means 15 and the delay control means 16 and the provision of a plurality of short-circuit switches allow a measurement of a current value in a quiescent mode in a safe manner without causing any accident of destructing an IC under test.

10    In addition, the technique of providing an AD conversion and reception of an increase in the current during the quiescent mode a plurality of times and determining each increment as a difference between samples to predict a final value allows a  
15    decision to be rendered whether it is conforming or non-conforming article in a slight length of time from the time when the short-circuit switch returns to its off state. Accordingly, there is obtained an advantage that quantities of IC's can be tested in a  
20    brief time interval and its effect will be remarkable when used by the IC maker.

WHAT IS CLAIMED IS:

1. In an IC testing apparatus in which a current detecting resistor is connected between a power supply terminal of an IC under test through which any current flow is taken out and a point of common potential, a short-circuit switch is connected in parallel with the current detecting resistor, under the condition that a large current is consumed by the IC under test, the large current is bypassed by the short-circuit switch, while the short-circuit switch is off, a voltage produced across the current detecting resistor is measured, and a current of the IC under test during its quiescent state is measured on the basis of the measured voltage, thereby to determine whether the IC is conforming or non-conforming article depending on whether or not the value of the measures quiescent current is equal to or less than a predetermined value,

said IC testing apparatus being characterized in that it comprises:

control means for detecting, in a control mode in which the short-circuit switch is controlled to its off state, the rising of a voltage produced across the current detecting resistor to or above a predetermined value, thereby to perform a control in which the short-circuit switch is returned to its on state; and

delay control means provided in a control circuit which controls the short-circuit switch from its on state to its off state, and for delaying the inverting operation of the short-circuit switch from on state to off state to cause the short-circuit switch to be gradually turned to its off state.

2. The IC testing apparatus according to Claim 1, wherein a plurality of the short-circuit switches are provided and are connected in parallel with each other.

3. The IC testing apparatus according to Claim 1 or Claim 2, wherein a plurality of current detecting resistors having different resistances with each other are provided and are connected in parallel with each other, and range changing switches are connected in series with the plurality of the current detecting resistors respectively, the range changing switches being

selectively controlled to on state thereof, thereby to change a current measuring range.

4. The IC testing apparatus according to any one of Claim 1 to Claim 3, further comprising: a decision means for sampling a voltage produced across the current detecting resistor at regular time intervals in the condition that the short-circuit switch is controlled to be in its off state, and determining the IC under test to be non-conforming article if the amount of variation in the sampled values is equal to or greater than a predetermined value, and determining it to be conforming article if the amount of variation is equal to or less than the predetermined value.

## INTERNATIONAL SEARCH REPORT

International application No.

PCT/JP97/04227

## A. CLASSIFICATION OF SUBJECT MATTER

Int. Cl<sup>6</sup> G01R31/26, 31/28

According to International Patent Classification (IPC) or to both national classification and IPC

## B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)

Int. Cl<sup>6</sup> G01R31/26, 31/28

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Jitsuyo Shinan Koho	1940 - 1996	Jitsuyo Shinan Toroku
Kokai Jitsuyo Shinan Koho	1971 - 1998	Koho
Toroku Jitsuyo Shinan Koho	1994 - 1998	1996 - 1998

Electronic data base consulted during the international search (name of data base and, where practicable, search terms used)

## C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
A	JP, 9-80114, A (Advantest Corp.), March 28, 1997 (28. 03. 97), Full text; Figs. 1 to 5 (Family: none)	1 - 4
A	JP, 6-160487, A (Nippon Telegraph & Telephone Corp.), June 7, 1994 (07. 06. 94), Full text; Figs. 1 to 5 (Family: none)	1 - 4
A	Microfilm of the specification and drawings annexed to the request of Japanese Utility Model Application No. 155218/1984 (Laid-open No. 70777/1986) (Advantest Corp.), May 14, 1986 (14. 05. 86), Full text; Figs. 1 to 3 (Family: none)	1 - 4
A	JP, 61-228369, A (Hitachi Electronics Engineering Co., Ltd.), October 11, 1986 (11. 10. 86), Full text; Fig. 1 (Family: none)	1 - 4

☐ Further documents are listed in the continuation of Box C.☐ See patent family annex.

\* Special categories of cited documents:

"A" document defining the general state of the art which is not considered to be of particular relevance

"E" earlier document but published on or after the international filing date

"L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)

"O" document referring to an oral disclosure, use, exhibition or other means

"P" document published prior to the international filing date but later than the priority date claimed

"T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention

"X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone

"Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art

"&amp;" document member of the same patent family

Date of the actual completion of the international search

February 16, 1998 (16. 02. 98)

Date of mailing of the international search report

February 24, 1998 (24. 02. 98)

Name and mailing address of the ISA/

Japanese Patent Office

Facsimile No.

Authorized officer

Telephone No.